Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
Printing characters to screen ASM in protected mode
Nov 09, 2025
assembly
x86
nasm
vga
bochs
Which is the first CPU that Intel has added conditional move instructions to?
Nov 07, 2025
x86
instruction-set
How do you print a newline character in BIOS-level assembly?
Nov 08, 2025
assembly
x86
interrupt
bios
osdev
What does lea 0x4(%esp),%ecx mean in AT&T syntax?
Nov 06, 2025
assembly
x86
att
Mixing SSE with AVX128 for shorter instructions?
Nov 06, 2025
assembly
x86
sse
avx
micro-optimization
SSE Instruction to load Bytes with Zero Extension?
Nov 04, 2025
c
assembly
x86
x86-64
sse
What exactly does the granularity bit of a GDT change about addressing memory?
Nov 04, 2025
assembly
x86
protected-mode
addressing
gdt
Store __m256i to integer
Nov 03, 2025
c
x86
simd
intrinsics
avx2
What is "Code" in Linux Kernel crash messages?
Nov 02, 2025
linux
linux-kernel
x86
crash
Compiler choice of not using REP MOVSB instruction for a byte array move
Nov 02, 2025
c++
assembly
visual-c++
x86
compiler-optimization
Why do call and jump instruction use a displacement relative to the next instruction, not current?
Nov 02, 2025
assembly
x86
intel
machine-code
relative-addressing
Can I tell the compiler that I need to earlyclobber a memory operand?
Nov 02, 2025
c
assembly
gcc
x86
inline-assembly
What constitutes a read or write to memory/cache in x86 assembly, according to valgrind?
Oct 31, 2025
assembly
x86
valgrind
pascal
cpu-cache
What is the meaning of IB read, IB write, OB read and OB write. They came as output of Intel® PCM while monitoring PCIe bandwidth
Nov 01, 2025
x86
performance-testing
intel
intel-pmu
mellanox
Benchmarking C struct comparsion: XOR vs ==
Oct 31, 2025
c
performance
x86
comparison
benchmarking
How does the CPU decode variable length instructions correctly?
Nov 01, 2025
assembly
x86
decode
instructions
Is it possible to atomically load and store on X86 processors?
Oct 31, 2025
c++
concurrency
x86
atomic
processor
Difference between "mov eax, [num]" and "mov eax, num"
Nov 01, 2025
assembly
x86
nasm
32-bit
Handling x86 IRQs from secondary PIC: EOI order important?
Oct 31, 2025
assembly
x86
port
irq
Older Entries »