Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How should I approach to find number of pipeline stages in my Laptop's CPU [closed]

x86 pipeline intel cpu-architecture microbenchmark

Why does x86 allows for unaligned accesses, and how unaligned accesses can be detected?

security memory x86 cpu-architecture memory-alignment

How many ways-superscalar are modern Intel processors?

x86 intel cpu-architecture micro-architecture

Long latency instruction

optimization x86 cpu-architecture micro-optimization microbenchmark

Why is this reordering of sub and mul instructions helpful?

c assembly gcc cpu-architecture micro-optimization

Do CPUs have a hardware "math cache" or dictionary that stores the result of simple math operations for quicker processing?

performance math cpu cpu-architecture alu

Why does adding an xorps instruction make this function using cvtsi2ss and addss ~5x faster?

clang x86-64 cpu-architecture sse microbenchmark

CISC and RISC architectures

computer-science cpu-architecture risc

CPUs with instructions with more than two branch destinations

cpu-architecture instruction-set

When will dynamic branch prediction be useful? [duplicate]

cpu-architecture branch-prediction

Why do we need stalls even if branches can be determined?

mips cpu-architecture branch-prediction pipelining

How does RISC-V variable length of instruction work in detail?

assembly cpu-architecture riscv instruction-set instruction-encoding

RISCV branchless coding

assembly cpu-architecture riscv branchless conditional-move

Why cannot my program reach integer addition instruction throughput bound?

c assembly optimization cpu-architecture microbenchmark

Does endianess depend on processor or memory?

memory language-agnostic hardware endianness cpu-architecture

Negative value forced zero when assigned to uint16_t variable in C

c gcc type-conversion cpu-architecture unsigned-integer

Performance of AVX-512 masked memory accesses

performance x86 cpu-architecture avx512

Can Multiprocessor CPUs avoid context-switching?

cpu-architecture
Older Entries »