Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Would unconditional jump flush the pipeline on x86_64?

optimization assembly x86 cpu cpu-architecture

What does it mean to "train" a branch predictor?

security cpu cpu-architecture cpu-cache branch-prediction

Does the VMX mode have the capability to detect previously non-trappable sensitive instructions?

x86 intel cpu-architecture processor

What's the relationship between CPU Out-of-order execution and memory order?

memory cpu cpu-architecture memory-barriers

Can a hyper-threaded processor core execute two threads at the exact same time?

multithreading multiprocessing cpu-architecture hyperthreading

Electron windows: architecture

windows electron cpu-architecture

How do cores decide which cache line to invalidate in MESI?

assembly x86-64 cpu-architecture cpu-cache

What kind of data processing problems would CUDA help with?

performance algorithm cuda cpu-architecture

C++ floats and doubles on different platforms/architectures

c++ floating-point cpu-architecture platform

How many instructions need to be killed on a miss-predict in a 6-stage scalar or superscalar MIPS?

mips pipeline cpu-architecture mips32 branch-prediction

Hit / Miss rate counting by array caching

c caching cpu-architecture

The need for run-time memory address binding

memory-management operating-system cpu-architecture

How much data is loaded in to the L2 and L3 caches?

performance caching optimization cpu cpu-architecture

What do the terms 'Instruction Stream' and 'Data Stream' mean in the context of Flynn's Taxonomy?

parallel-processing simd cpu-architecture pipelining
Older Entries »