Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

How many instructions need to be killed on a miss-predict in a 6-stage scalar or superscalar MIPS?

mips pipeline cpu-architecture mips32 branch-prediction

Hit / Miss rate counting by array caching

c caching cpu-architecture

The need for run-time memory address binding

memory-management operating-system cpu-architecture

How much data is loaded in to the L2 and L3 caches?

performance caching optimization cpu cpu-architecture

What do the terms 'Instruction Stream' and 'Data Stream' mean in the context of Flynn's Taxonomy?

parallel-processing simd cpu-architecture pipelining

Can an inner level of cache be write back inside an inclusive outer-level cache?

caching memory memory-management cpu-architecture cpu-cache

Cost of a 64bits jump, always 10-22 cycles the first time?

x86 x86-64 cpu-architecture micro-optimization branch-prediction

Demo processor rings - assembly code that runs ring 0 instructions

assembly linux-device-driver cpu-architecture

what is target architecture in computer science?

gcc architecture compiler-construction cpu-architecture

Are SIMD and VLIW instructions the same thing?

x86 cpu-architecture simd instruction-set vliw

How accurate is amdahl's law?

linux operating-system cpu cpu-architecture parallelism-amdahl

Negative speed up in Amdahl's law?

parallel-processing computer-science cpu-architecture computation-theory parallelism-amdahl

CISC instruction length

cpu-architecture instruction-set
Older Entries »