Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Would an Instruction Set Architecture benefit from both an ADC and SBC, or could all carry instructions repeat the previous type?

assembly cpu-architecture instruction-set carryflag

Why is program counter incremented by 1 if memory organised as word and by 2 in case of bytes?

assembly memory cpu-architecture

Why unlamination of μops necessary?

x86 cpu intel cpu-architecture

Reading Current Uncore Frequency and Setting Uncore Frequency Multipliers

x86 intel cpu-architecture msr

Why is acquire semantics only for reads, not writes? How can an LL/SC acquire CAS take a lock without the store reordering with the critical section?

assembly cpu-architecture stdatomic compare-and-swap spinlock

ARM: Why only 12 bits for immediate constants?

assembly arm cpu-architecture instruction-set immediate-operand

Pipeline diagram, Can ID start if previous EX is using same register?

architecture mips pipeline cpu-architecture

Does processor stall during cache coherence operation

multithreading caching cpu-architecture cpu-cache

Why is branch prediction quite accurate?

cpu cpu-architecture branch-prediction

Is it possible to perform some computations within the RAM?

assembly x86 cpu-architecture

Calculating average time for a memory access

performance memory computer-science cpu-architecture cpu-cache

Why push first decreases the stack pointer?

assembly stack cpu-architecture callstack instruction-set

x86-64 do address calculating mov i.e mov i(r, r, i), r execute on on port 1? Or is it still p0156?

assembly x86 intel cpu-architecture

Why do L1 and L2 Cache waste space saving the same data?

caching cpu-architecture cpu-cache

Instruction which results in 0 but isn't dependency-breaking [duplicate]

assembly x86 cpu-architecture microbenchmark

Why is it not possible to read an unaligned word in one step?

hardware memory-address cpu-architecture memory-alignment address-bus

Why does std::atomic_compare_exchange update the expected value?

c++ multithreading cpu-architecture atomic compare-and-swap

Regarding instruction ordering in executions of cache-miss loads before cache-hit stores on x86

x86 cpu-architecture memory-model

MIPS pipeline timing diagram

mips pipeline cpu-architecture

Why is this jump instruction so expensive when performing pointer chasing?

pointers assembly x86 cpu-architecture perf
« Newer Entries Older Entries »