Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Load/stores per cycle for recent CPU architecture generations

performance x86 cpu cpu-architecture memory-bandwidth

What happens to the cache-lines for a page when the page is swapped out to the disk?

caching operating-system paging cpu-architecture

MSI: Why do we need to write the line back when other CPU is going to override it?

cpu-architecture cpu-cache

Does INVLPG instruction or mprotect() affect the CPU cache state while invalidating TLB entries?

assembly x86 cpu-architecture cpu-cache tlb

Memory latency measurement with time stamp counter

c performance x86 cpu-architecture tsc

How to tell if a number is exactly representable as a 32-bit IEEE float?

floating-point binary bit cpu-architecture ieee-754

CPU Cache implementation in C or C++ or SystemC

c++ c hardware modeling cpu-architecture

How to create binary Debian package (s) for several architectures?

binary debian package cpu-architecture

How to explain poor performance on Xeon processors for a loop with both sequential copy and a scattered store?

performance intel cpu-architecture cpu-cache amd-processor

Direct Memory Access

cpu-architecture dma

Would unconditional jump flush the pipeline on x86_64?

optimization assembly x86 cpu cpu-architecture

What does it mean to "train" a branch predictor?

security cpu cpu-architecture cpu-cache branch-prediction

Does the VMX mode have the capability to detect previously non-trappable sensitive instructions?

x86 intel cpu-architecture processor

What's the relationship between CPU Out-of-order execution and memory order?

memory cpu cpu-architecture memory-barriers

Can a hyper-threaded processor core execute two threads at the exact same time?

multithreading multiprocessing cpu-architecture hyperthreading

Electron windows: architecture

windows electron cpu-architecture
Older Entries »