Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in avx2
What's the difference between the XOR instructions "VPXORD", "VXORPS" and "VXORPD" in Intel's AVX2
Mar 18, 2026
x86
cpu-architecture
avx
avx2
avx512
SIMD transpose when row size is greater than vector width
Mar 15, 2026
matrix
transpose
simd
avx
avx2
What are the differences between Vector256.Create and Avx2.BroadcastScalarToVector functions?
Feb 27, 2026
c#
.net
simd
avx2
Understanding the practical application of Intel's _mm256_shuffle_epi8 definition
Feb 21, 2026
c++
c
simd
intrinsics
avx2
What is the minimum version of OS X for use with AVX/AVX2?
Feb 18, 2026
macos
sse
avx
avx2
Why does gcc -march=znver1 restrict uint64_t vectorization?
Jan 27, 2026
c
gcc
compiler-optimization
avx2
amd-processor
Summing vec4[idx[i]] * scalar[i] with YMM vector registers
Jan 28, 2026
c++
simd
intrinsics
avx2
Efficient AVX2 implementation of a 17x17-bit squaring operation with result truncation
Dec 14, 2025
algorithm
assembly
bit-manipulation
micro-optimization
avx2
Optimal uint8_t bitmap into a 8 x 32bit SIMD "bool" vector
Dec 13, 2025
c++11
simd
avx
avx2
Slow SIMD performance - no inlining
Dec 13, 2025
rust
simd
sse
avx2
Difference between _mm256_xor_si256() and _mm256_xor_ps()
Dec 07, 2025
intrinsics
avx
avx2
C++ AVX2 Instrinsic function Non-Standard Size
Dec 05, 2025
c++
simd
intrinsics
avx
avx2
Unpack 12-bit data quickly (where the nibbles aren't contiguous; how to shuffle nibbles?)
Nov 30, 2025
c#
c++
avx
avx2
pixelformat
SIMD : registers changing value during execution
Nov 29, 2025
c++
x86
simd
intrinsics
avx2
Intel vector instruction to zero-extend 8 4-bit values packed in a 32-bit int to a __m256i?
Nov 25, 2025
sse
avx
avx2
Store __m256i to integer
Nov 03, 2025
c
x86
simd
intrinsics
avx2
Older Entries »