Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Do Cache, Store Buffer and BIU/WCB have separate physical buffers in CPU for each, or a single for all?

caching memory x86 driver intel

gcc inline - operand type mismatch for 'cmp'

gcc x86 inline-assembly att

NASM - Integer to String

x86 nasm

Avoiding cache pollution while loading a stream of numbers

assembly optimization x86 x86-64 cpu-cache

How to specify execution time of x86 and PowerPC instructions?

assembly x86 powerpc

How do I load all 1's into a mmx register? Why doesn't this work?

x86 x86-64 inline-assembly simd

How to use inline assembly in C++ to set the Trap flag [duplicate]

c++ assembly x86 inline-assembly

8086 Assembler - Generating the object code from opcodes

compiler-construction x86 assembly

Named Address Spaces for MSVC

c++ windows visual-c++ x86 cpu-registers

Does the running of a second thread on an hyperthreaded CPU introduce extra overhead throughout the pipeline?

performance x86 cpu-architecture hyperthreading

If esp points to the top of the stack, where does ebp point to?

assembly x86 cpu-registers stack-frame stack-pointer

How to properly use TSX-NI (both HLE and RTM) when threads might switch cores?

x86 cpu affinity context-switch intel-tsx

x86 non-mov instruction that has a write-only destination and runs on any port on Intel?

assembly x86 x86-64 intel cpu-architecture

Transpose 8x8 64-bits matrix

optimization x86 transpose simd avx2

Why is my boot loader's stack segment at 0x3FF (end of Real Mode IVT)?

assembly x86 stack bios bootloader

Adding arrays using YMM instructions using gcc

gcc assembly x86 g++ avx
« Newer Entries Older Entries »