Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Sum reduction of unsigned bytes without overflow, using SSE2 on Intel

x86 sse simd sse2 sse3

Can the Intel performance monitor counters be used to measure memory bandwidth?

performance x86 intel-pmu memory-bandwidth

Parallel memory access on modern processors

memory parallel-processing x86 multicore bus

Does [ebp*2] reference DS or SS segment?

assembly x86 nasm instructions opcode

Using __m256d registers

c++ x86 intel simd avx

Load address calculation when using AVX2 gather instructions

x86 sse simd avx2

Why is movl preferred to movb when translating a C downcast from unsigned int to unsigned char?

c assembly gcc x86 micro-optimization

SIMD the following code

c x86 sse simd

Linux asm("int $0x0") vs division by zero

c linux assembly x86

How Do Assemblers Map x86 Instruction Mnemonics to Binary Machine Instructions?

x86 assembly

Why does the FMA _mm256_fmadd_pd() intrinsic have 3 asm mnemonics, "vfmadd132pd", "231" and "213"?

assembly x86 simd instruction-set fma

Can I use the AVX FMA units to do bit-exact 52 bit integer multiplications?

floating-point x86 simd avx2 fma

What does asm("pause") do and why to use it

linux assembly x86

How hard is it (really) to decompile assembly code? [closed]

c assembly x86 reverse-engineering decompiling

The difference between cmpl and cmp

assembly x86 x86-64 att instructions

How does PAE (Physical Address Extension) enable an address space larger than 4GB?

memory memory-management x86

What does the 0x80 port address connect to?

io x86 port hardware

Microarchitectural zeroing of a register via the register renamer: performance versus a mov?

assembly x86 x86-64 cpu-architecture

First time learning assembly, is this saying a word size is 8-bytes?

assembly x86 size word x86-64

Switching to User-mode using iret

x86 nasm osdev
« Newer Entries Older Entries »