Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Is it okay to mix legacy SSE encoded instructions and VEX encoded ones in the same code path?

assembly x86 sse avx intel

GetThreadID in assembly

delphi x86 inline-assembly fastmm intel

Make gcc use conditional moves

c gcc optimization x86

Where is VPERMB in AVX2?

assembly x86 intel sse avx2

how to interpret perf iTLB-loads,iTLB-load-misses

x86 intel cpu-architecture perf tlb

How to shutdown the machine? I'm building a tiny OS of my own [duplicate]

assembly operating-system x86 shutdown system-shutdown

Is there something wrong with my spin lock?

linux assembly linux-kernel x86 kernel

How to write to screen with video memory address 0xb8000 from real mode?

assembly x86 nasm bare-metal real-mode

Can x86 reorder a narrow store with a wider load that fully contains it?

multithreading assembly x86 locking x86-64

Debugging disassembled libraries with gdb

assembly x86 gdb disassembly

fastest way to write a bitstream on modern x86 hardware

c++ optimization x86 bit-manipulation

What is a Partial Flag Stall?

assembly x86 intel cpu-architecture

When using a mask register with AVX-512 load and stores, is a fault raised for invalid accesses to masked out elements?

x86 avx avx512

x86 Program Counter abstracted from microarchitecture?

x86 cpu-architecture riscv instruction-set program-counter

Is it possible to vectorize myNum += a[b[i]] * c[i]; on x86_64?

x86 x86-64 sse simd vectorization

About setjmp/longjmp

c linux x86 setjmp

Porting compiler from x86 Assembly to LLVM

c++ assembly compiler-construction x86 llvm

What's the difference between __popcnt() and _mm_popcnt_u32()?

x86 sse intrinsics sse4

What's inside the stack?

c x86 stack low-level

What is the overhead of using Intel Last Branch Record?

x86 intel trace branch-prediction intel-pmu
« Newer Entries Older Entries »