PlayDough questions

PlayDough answers

• VHDL - How to elegantly initialize an array of std_logic_vector?
• 16-bit bitwise and in VHDL?
• vhdl: convert vector to string
• Why should an HDL simulation (from source code) have access to the simulator's API?
• Get attribute of a field from a VHDL record type