Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

What happens with a non-temporal store if the data is already in cache?

c++ x86 sse cpu-cache

What is the effect of second argument in _builtin_prefetch()?

c gcc assembly x86 prefetch

How to mirror a byte without using other registers?

assembly x86

Moving 64-bit constant to memory in x86 Assembly

assembly x86 64-bit nasm x86-64

Is it possible to use a conditional jump in assembly without a `cmp` first?

assembly x86

How does Linux kernel flush_write_buffers() work on x86?

c assembly linux-kernel x86 dma

disassemble c# code to machine instructions

c# performance x86 cil ildasm

Translate Delphi style ASM to English?

delphi assembly x86 basm

Unable to compile i386 compatible ffmpeg dylibs on Mac OS X

macos ffmpeg x86 osx-lion 32bit-64bit

What is gcc -O2 doing to the recursive Fibonacci function?

gcc assembly recursion x86

x86 Instruction Format: "ba 0e 00 00 00" ... "mov $0xe,%edx"

linux assembly x86

Why "or ah,ah"?

assembly x86

Is there a way to keep a word sized immediate in a 32bit register instruction

assembly x86 reverse-engineering nasm

Will the binaries built for ARM work on Intel processors? [Android]

android android-ndk x86 arm

MASM Assembly move 8 bit register to the 16 bit register (ie. mov cx, ch) [duplicate]

assembly x86 masm mov zero-extension

same assembly instruction but different machine instruction

assembly x86 nasm disassembly

The ordering of L1 cache controller to process memory requests from CPU

x86 hardware cpu-architecture cpu-cache memory-barriers

NASM tutorial uses int 80h, but this isn't working on Windows

windows winapi assembly x86 nasm

How could this assembly be possible?

c gcc assembly x86

x86 sbb with same register as first and second operand

assembly x86 cpu-registers carryflag eflags
« Newer Entries Older Entries »