Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Does a memory barrier ensure that the cache coherence has been completed?

assembly x86 operating-system cpu-cache memory-barriers

Why can't you set the instruction pointer directly?

x86 cpu-registers program-counter

Benefits of x87 over SSE

x86 x86-64 sse fpu x87

Why There is a difference between assembly languages like Windows, Linux?

assembly operating-system x86

What do square brackets mean in x86 assembly?

assembly memory x86 intel-syntax

ENTER and LEAVE in Assembly?

assembly x86 stack-frame

The meaning of RET 2 in assembly

assembly x86

Unexpectedly poor and weirdly bimodal performance for store loop on Intel Skylake

performance assembly optimization x86 x86-64

What does the `test` instruction do? [duplicate]

assembly x86

Do function pointers force an instruction pipeline to clear?

c performance x86 function-pointers pipeline

Branch alignment for loops involving micro-coded instructions on Intel SnB-family CPUs

performance assembly x86 intel micro-optimization

bootloader - switching processor to protected mode

assembly operating-system x86 bootloader protected-mode

Which is a better write barrier on x86: lock+addl or xchgl?

assembly x86 memory-barriers

SAR command in X86 assembly with one parameter

assembly x86 disassembly

Calling C functions from x86 assembly language

c assembly x86

What does the R stand for in RAX, RBX, RCX, RDX, RSI, RDI, RBP, RSP? [duplicate]

assembly x86 x86-64 cpu-registers cpu-architecture intel

Relative performance of swap vs compare-and-swap locks on x86

c assembly locking x86 atomic

Printing out a number in assembly language?

assembly x86 real-mode

Android x86 porting, unable to make it work

android x86 porting android-source

Meaning of (%eax) in AT&T syntax?

assembly x86 addressing-mode intel
« Newer Entries Older Entries »