Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in x86

Does the MOV x86 instruction implement a C++11 memory_order_release atomic store?

Fast byte-wise replace if

c optimization x86 sse simd

How are dw and dd different from db directives for strings?

string assembly x86 nasm masm

What's the easiest way to determine if a register's value is equal to zero or not?

Difference between "or eax,eax" and "test eax,eax" [duplicate]

Popcount of SSE vectors for binary correlation?

Reference material for uops?

x86 cpu intel cpu-architecture

Packing BCD to DPD: How to improve this amd64 assembly routine?

performance assembly x86 bcd dpd

What is the significance of operations on the register EAX having their own opcodes?

Memory Model in C++ : sequential consistency and atomicity

What exactly happens when a skylake CPU mispredicts a branch?

Which Intel microarchitecture introduced the ADC reg,0 single-uop special case?

In which condition DCU prefetcher start prefetching?

sys_execve system call from Assembly

What does alignment to 16-byte boundary mean in x86

What is an assembly-level representation of pushl/popl %esp?

Why does switching from AT&T to Intel syntax make this tutorial segfault using GAS?

Is it possible to run 16 bit code in an operating system that supports Intel IA-32e mode?

x86 kernel x86-64 cpu

How can you insert a NaN into a xmm register?

assembly x86 nan sse

Online Assembly language resources [closed]

visual-c++ assembly x86