Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
Installer question: "Program Files" or "Program Files (x86)"?
Apr 20, 2021
installation
x86
64-bit
Can I install both x86/x64 windbg on my x64 WIN7?
Mar 30, 2020
x86
64-bit
windbg
Loading programs to RAM and executing them NASM 16b
Feb 17, 2019
assembly
x86
nasm
PE file opcodes
Oct 21, 2022
windows
parsing
assembly
x86
portable-executable
How can I use JVM Client Mode on x64 operating system?
Mar 29, 2022
java
jvm
x86
64-bit
Does x86-SSE-instructions have an automatic release-acquire order?
Jan 05, 2021
c++11
x86
sse
c11
memory-barriers
x86 Assembly set of 'push'es and 'pusha' difference
Nov 13, 2022
assembly
x86
stack
assemblies
Does the MOV x86 instruction implement a C++11 memory_order_release atomic store?
Jul 24, 2018
c++
c++11
x86
memory-model
stdatomic
Fast byte-wise replace if
Dec 16, 2021
c
optimization
x86
sse
simd
How are dw and dd different from db directives for strings?
Aug 19, 2022
string
assembly
x86
nasm
masm
What's the easiest way to determine if a register's value is equal to zero or not?
Nov 18, 2022
assembly
x86
micro-optimization
Difference between "or eax,eax" and "test eax,eax" [duplicate]
Sep 21, 2022
assembly
x86
micro-optimization
Popcount of SSE vectors for binary correlation?
Dec 10, 2021
performance
optimization
x86
bit-manipulation
sse
Reference material for uops?
Jul 25, 2022
x86
cpu
intel
cpu-architecture
Packing BCD to DPD: How to improve this amd64 assembly routine?
Nov 07, 2021
performance
assembly
x86
bcd
dpd
What is the significance of operations on the register EAX having their own opcodes?
Mar 23, 2022
assembly
x86
machine-code
instructions
opcode
Memory Model in C++ : sequential consistency and atomicity
Feb 09, 2020
c++
multithreading
c++11
x86
stdatomic
What exactly happens when a skylake CPU mispredicts a branch?
May 07, 2022
x86
intel
cpu-architecture
branch-prediction
speculative-execution
Which Intel microarchitecture introduced the ADC reg,0 single-uop special case?
May 09, 2022
performance
assembly
x86
intel
micro-optimization
In which condition DCU prefetcher start prefetching?
Dec 26, 2020
x86
intel
cpu-architecture
cpu-cache
prefetch
« Newer Entries
Older Entries »