Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in intel
VirtualBox - Kernel requires an x86-64 cpu but only detected an i686 cpu
Oct 06, 2019
virtualbox
x86-64
intel
ubuntu-14.04
Is the Intel Xeon Phi usable without a costly Intel Compiler?
Oct 06, 2022
compiler-construction
parallel-processing
hardware
intel
intel-mic
Strange JIT pessimization of a loop idiom
Apr 04, 2018
java
cpu
intel
microbenchmark
jmh
Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures?
Dec 27, 2018
performance
assembly
x86
intel
Android emulator system images and AMD processor
Sep 15, 2022
android
android-emulator
arm
mips
intel
Enabling floating point interrupts on Mac OS X Intel
Jul 21, 2021
macos
intel
interrupt
floating-point-exceptions
What are "non-virtualizable" instructions in x86 architecture?
Aug 20, 2017
x86
intel
virtualization
computer-architecture
xen
Understanding %rip register in intel assembly
Sep 13, 2022
assembly
x86-64
intel
mov
addressing-mode
Why did Intel change the static branch prediction mechanism over these years?
Oct 01, 2022
x86
compiler-construction
intel
cpu-architecture
branch-prediction
How are the gather instructions in AVX2 implemented?
Dec 26, 2021
intel
ram
simd
avx
avx2
How many instructions are there on x86 today? [closed]
Sep 05, 2022
assembly
x86
64-bit
intel
amd-processor
How do Intel Xeon CPUs write to memory?
Nov 10, 2022
caching
optimization
x86
intel
cpu-cache
How much should I worry about the Intel C++ compiler emitting suboptimal code for AMD?
May 02, 2018
c++
optimization
compiler-construction
intel
amd-processor
Branch alignment for loops involving micro-coded instructions on Intel SnB-family CPUs
Feb 03, 2022
performance
assembly
x86
intel
micro-optimization
How to read the Intel Opcode notation
Sep 04, 2022
assembly
x86
intel
opcode
machine-code
Is double read atomic on an Intel architecture?
Feb 24, 2022
c#
.net
intel
What is the latency and throughput of the RDRAND instruction on Ivy Bridge?
Sep 03, 2022
assembly
intel
rdrand
Can one construct a "good" hash function using CRC32C as a base?
Sep 18, 2022
hash
intel
sse
crc32
What is the purpose of CS and IP registers in Intel 8086 assembly?
Sep 02, 2022
x86
intel
x86-16
ASM: MASM, NASM, FASM?
Sep 02, 2022
assembly
intel
nasm
masm
fasm
« Newer Entries
Older Entries »