Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in intel

VirtualBox - Kernel requires an x86-64 cpu but only detected an i686 cpu

Is the Intel Xeon Phi usable without a costly Intel Compiler?

Strange JIT pessimization of a loop idiom

Why is XCHG reg, reg a 3 micro-op instruction on modern Intel architectures?

performance assembly x86 intel

Android emulator system images and AMD processor

Enabling floating point interrupts on Mac OS X Intel

What are "non-virtualizable" instructions in x86 architecture?

Understanding %rip register in intel assembly

Why did Intel change the static branch prediction mechanism over these years?

How are the gather instructions in AVX2 implemented?

intel ram simd avx avx2

How many instructions are there on x86 today? [closed]

How do Intel Xeon CPUs write to memory?

How much should I worry about the Intel C++ compiler emitting suboptimal code for AMD?

Branch alignment for loops involving micro-coded instructions on Intel SnB-family CPUs

How to read the Intel Opcode notation

Is double read atomic on an Intel architecture?

c# .net intel

What is the latency and throughput of the RDRAND instruction on Ivy Bridge?

assembly intel rdrand

Can one construct a "good" hash function using CRC32C as a base?

hash intel sse crc32

What is the purpose of CS and IP registers in Intel 8086 assembly?

x86 intel x86-16

ASM: MASM, NASM, FASM?

assembly intel nasm masm fasm