Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in intel

Reference material for uops?

x86 cpu intel cpu-architecture

What exactly happens when a skylake CPU mispredicts a branch?

x86 intel cpu-architecture branch-prediction speculative-execution

Which Intel microarchitecture introduced the ADC reg,0 single-uop special case?

performance assembly x86 intel micro-optimization

In which condition DCU prefetcher start prefetching?

x86 intel cpu-architecture cpu-cache prefetch

Why does switching from AT&T to Intel syntax make this tutorial segfault using GAS?

assembly x86 intel gnu-assembler att

Will fortran's 'matmul' make use of MKL if I include the library?

fortran intel lapack

default template class argument confuses g++?

c++ templates gcc g++ intel

Can I run Cuda or OpenCl on Intel processor graphics I7 (3rd or 4rd generation)

graphics opencl intel gpu

Is there any ARM equivalent of Intel IPP?

performance arm intel intel-ipp

Development PC: AMD vs Intel and 32-bit vs 64-bit

64-bit intel 32-bit amd-processor

Do 128bit cross lane operations in AVX512 give better performance?

performance x86 intel avx avx512

Global Descriptor Table

windows operating-system x86 intel

How can x86 bsr/bsf have fixed latency, not data dependent? Doesn't it loop over bits like the pseudocode shows?

performance assembly x86 intel cpu-architecture

C++ inline assembly (Intel compiler): LEA and MOV behaving differently in Windows and Linux

c++ c linux assembly intel

Keep target address of load in register until instruction is retired

c assembly intel cpu-registers performancecounter

Why does my AMD CPU have trouble compiling applications?

c++ visual-studio-2008 intel

What might cause the same SSE code to run a few times slower in the same function?

c++ optimization intel sse intel-vtune

Does Skylake need vzeroupper for turbo clocks to recover after a 512-bit instruction that only reads a ZMM register, writing a k mask?

assembly x86 intel micro-optimization avx512

Why doesn't MS-DOS initialize the DS and ES registers?

assembly dos intel masm x86-16

pthread vs intel TBB and their relation to OpenMP?

c++ multithreading pthreads openmp intel
« Newer Entries Older Entries »