Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in cpu-registers
Which registers are protected from user space in linux?
Dec 04, 2022
assembly
linux-kernel
x86
kernel
cpu-registers
What do the contents of the general purpose registers contain?
Nov 14, 2022
ios
objective-c
macos
cpu-registers
Unrelated code changes results of calculation
Nov 10, 2022
c#
floating-point
cpu-registers
non-deterministic
Increasing per thread register usage in CUDA
Nov 06, 2022
memory
cuda
latency
cpu-registers
gdb: SSE register output format
Nov 03, 2022
debugging
assembly
gdb
sse
cpu-registers
Why do no processors have asymmetric registers?
Oct 20, 2022
llvm
cpu-architecture
cpu-registers
Understanding Memory Models
Oct 15, 2022
cpu-architecture
cpu-registers
memory-model
msvc compiler behaviour after all registers are used
Oct 08, 2022
c++
visual-c++
cpu-registers
Reserve bytes in stack: x86 Assembly (64 bit)
Sep 30, 2022
assembly
x86-64
cpu-registers
Optimizing used registers when using inline ARM assembly in GCC
Sep 28, 2019
gcc
arm
inline-assembly
cpu-registers
register-allocation
Assembly - inline asm - copy from one array to another?
Dec 06, 2018
intel
linux
assembly
x86-64
cpu-registers
att
What are shadow registers in MIPS and how are they used?
Aug 21, 2021
mips
cpu
cpu-registers
cpu-architecture
Is memory outside each core always conceptually flat/uniform/synchronous in a multiprocessor system?
Jun 01, 2022
memory
cpu-architecture
cpu-registers
cpu-cache
memory-barriers
Intel x86 32-bit register confusion
Oct 16, 2022
intel
assembly
x86
nasm
cpu-registers
32-bit
How to use pop and ret in MASM
Jul 03, 2022
c
memory-management
x86
masm
cpu-registers
In ARM64 assembly code, when is register 31 XZR versus SP?
Jul 09, 2022
assembly
cpu-registers
arm64
machine-code
instructions
Bits bytes words and dwords - when to use what in assembly?
Nov 16, 2022
assembly
byte
cpu-registers
bits
How to find the minimum value of an array in MIPS
May 17, 2022
arrays
loops
for-loop
mips
cpu-registers
Unknown register name 'q0' in asm
Feb 19, 2021
ios
ios7
build
cpu-registers
armv7
Performance implications of context switches for 64-bit segment bases
May 17, 2020
intel
c
linux
performance
x86-64
cpu-registers
« Newer Entries
Older Entries »