Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Program Counter and Instruction Register

cpu-registers cpu-architecture program-counter

How does direct mapped cache work?

caching system cpu-architecture

Where is the L1 memory cache of Intel x86 processors documented?

performance intel cpu-architecture cpu-cache

How does an assembly instruction turn into voltage changes on the CPU?

assembly embedded cpu-architecture

Micro fusion and addressing modes

assembly x86 intel cpu-architecture iaca

How do SMP cores, processes, and threads work together exactly?

multithreading operating-system multiprocessing multicore cpu-architecture

How can I determine for which platform an executable is compiled?

c# powershell cpu-architecture

Maximum memory which malloc can allocate

c memory-management operating-system malloc cpu-architecture

Why is x86 little endian?

x86 intel endianness cpu-architecture microprocessors

Difference between x86, x32, and x64 architectures?

x86 64-bit x86-64 cpu-architecture abi

FLOPS per cycle for sandy-bridge and haswell SSE2/AVX/AVX2

cpu intel cpu-architecture avx flops

Determine target ISA extensions of binary file in Linux (library or executable)

linux shared-libraries executable cpu-architecture instruction-set

How many CPU cycles are needed for each assembly instruction?

performance assembly x86 cpu-architecture cpu-cycles

What is the difference between x64 and IA-64?

64-bit x86-64 cpu-architecture itanium

Turing machine vs Von Neuman machine

computer-science cpu-architecture turing-machines von-neumann

how much memory can be accessed by a 32 bit machine?

32bit-64bit ram cpu-architecture

After update to Xcode 5 - ld: symbol(s) not found for architecture armv7 or armv7s linker error

cordova static-libraries cpu-architecture ios7 xcode5

What is a cache hit and a cache miss? Why would context-switching cause cache miss?

concurrency language-agnostic cpu cpu-architecture cpu-cache

Why is the loop instruction slow? Couldn't Intel have implemented it efficiently?

performance assembly x86 intel cpu-architecture

Enhanced REP MOVSB for memcpy

performance assembly x86 cpu-architecture memcpy
« Newer Entries Older Entries »