Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

Why isn't there a data bus which is as wide as the cache line size?

caching memory cpu-architecture cpu-cache micro-architecture

Are PUSH/POP instructions considered RISC or CISC?

assembly cpu-architecture instruction-set risc

What is a Partial Flag Stall?

assembly x86 intel cpu-architecture

x86 Program Counter abstracted from microarchitecture?

x86 cpu-architecture riscv instruction-set program-counter

What is the Difference B/W TCB(Thread control block) & PCB(Process)

multithreading linux-kernel pthreads cpu-architecture

Instruction Pointer vs Program Counter?

assembly cpu cpu-architecture cpu-registers program-counter

Slow jmp-instruction

assembly x86 intel cpu-architecture branch-prediction

Is HyperThreading / SMT a flawed concept?

multithreading cpu-architecture hyperthreading

von neumann vs harvard architecture

hardware cpu-architecture von-neumann harvard-architecture

Why INC and ADD 1 have different performances? [duplicate]

optimization assembly x86 hardware cpu-architecture

Difference b/w hyper threading and multithreading?

multithreading cpu-architecture hyperthreading

Can branch prediction cause illegal instruction?

assembly x86-64 cpu-architecture branch-prediction

Does a branch misprediction flush the entire pipeline, even for very short if-statement body?

performance x86 branch cpu-architecture branch-prediction

Can we have a computer with just registers as memory? [closed]

memory cpu-architecture cpu-registers

Difference between memory bus and address bus

cpu-architecture pci-e bus pci-bus

MWAIT vs HALT in terms of efficiency

assembly x86-64 cpu-architecture instruction-set

Is it possible to compare ARM and x86 performance via benchmarks?

cpu benchmarking cpu-architecture

What is an "interlocked pipeline" as in the MIPS acronym?

mips cpu-architecture

Why are some Haswell AVX latencies advertised by Intel as 3x slower than Sandy Bridge?

x86-64 intel simd cpu-architecture avx2

Which ARM architectures have Out-Of-Order-Execution?

arm cpu-architecture
« Newer Entries Older Entries »