Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

On what architectures is calculating invalid pointers unsafe?

c++ cpu-architecture

Does Program Counter hold current address or the address of the next instruction?

assembly cpu-architecture program-counter

CPU Numbering on a hypertheading enabled system

windows linux-kernel cpu-architecture hyperthreading

About Branch Prediction of i7

architecture branch cpu-architecture

Are there any modern CPUs where a cached byte store is actually slower than a word store?

performance x86 arm cpu-architecture cpu-cache

What does the ARM7 IT (if then) instruction really do?

arm cpu-architecture machine-instruction

How can x86 bsr/bsf have fixed latency, not data dependent? Doesn't it loop over bits like the pseudocode shows?

performance assembly x86 intel cpu-architecture

Parallel programming using Haswell architecture [closed]

sse cpu-architecture avx avx2

Return stack buffer?

x86 cpu cpu-architecture branch-prediction micro-architecture

Condition for memory access conflict in memory-banked vector processors

vectorization hardware cpu-architecture processor

Cache-as-Ram (no fill mode) Executable Code

x86 cpu-architecture cpu-cache osdev

What are the costs of failed store-to-load forwarding on x86?

x86 intel cpu-architecture micro-optimization amd-processor

NAN propagation and IEEE 754 standard

c++ floating-point nan cpu-architecture ieee-754

Why does the latency of the sqrtsd instruction change based on the input? Intel processors

c performance assembly intel cpu-architecture

Why flush the pipeline for Memory Order Violation caused by other logical processors?

assembly x86 cpu-architecture memory-barriers speculative-execution

What is instruction fusion in contemporary x86 processors?

assembly x86 cpu-architecture

Is it possible to detect processor architecture in java? [duplicate]

java cpu-architecture

Why are registers needed (why not only use memory)? [duplicate]

performance assembly cpu-architecture cpu-registers
« Newer Entries Older Entries »