Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

cisc versus risc

cpu cpu-architecture

Why do we need to compile for different platforms (e.g. Windows/Linux)?

c assembly compilation cpu cpu-architecture

How is PCI segment(domain) related to multiple Host Bridges(or Root Bridges)? [closed]

cpu cpu-architecture pci pci-e pci-bus

How does the CPU do subtraction?

math cpu cpu-architecture subtraction alu

Any reason to use BX R over MOV pc, R except thumb interwork pre ARMv7?

assembly arm cpu-architecture branch-prediction micro-architecture

How to divide by 9 using just shifts/add/sub?

algorithm assembly cpu-architecture integer-arithmetic

Programmatically get accurate CPU cache hierarchy information on Linux

c++ c linux cpu-architecture cpu-cache

Intel's CLWB instruction invalidating cache lines

x86 intel cpu-architecture cpu-cache persistent-memory

What is the exact meaning of 'N' bit processor ? , clarification for freescale arch

cpu-architecture

Are write-combining buffers used for normal writes to WB memory regions on Intel?

performance x86 intel cpu-architecture

How to explicitly load a structure into L1d cache?

c linux-kernel x86 cpu-architecture cpu-cache

missing required architecture x86_64

ios xcode7 x86-64 cpu-architecture intel

how are barriers/fences and acquire, release semantics implemented microarchitecturally?

x86 x86-64 cpu-architecture memory-barriers micro-architecture

Difference between Memory Mapped I/O and Programmed I/O

computer-science cpu-architecture

Why segmentation cannot be completely disable?

x86 x86-64 cpu-architecture processor memory-segmentation

What register in i386 stores the CPL?

x86 x86-64 cpu-architecture cpu-registers i386

Does GCC support multiple target architectures?

gcc cpu-architecture

What instruction set is used by Tilera microprocessors?

compiler-construction assembly multicore cpu-architecture
« Newer Entries Older Entries »