Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

L2 instruction fetch misses much higher than L1 instruction fetch misses

performance intel cpu-architecture cpu-cache perf

Encouraging the CPU to perform out of order execution for a Meltdown test

linux-kernel x86 intel cpu-architecture exploit

After update to Xcode 6 : Undefined symbols for architecture armv7: "___gnu_f2h_ieee"

ios xcode compiler-errors cpu-architecture

What kind of stack unwinding libraries do exist and what's the difference? [closed]

c++ linux llvm cpu-architecture stack-unwinding

x86 segment descriptor layout - why is it weird?

x86 cpu-architecture memory-segmentation

Do FP and integer division compete for the same throughput resources on x86 CPUs?

performance assembly x86 intel cpu-architecture

Impacts of CPU cache on speed

c caching optimization pthreads cpu-architecture

Why does ARM say that "A link register supports fast leaf function calls"

assembly arm cpu-architecture instruction-set

How can RISC-V SYSTEM instructions be implemented as trap?

exception interrupt cpu-architecture riscv

Memory Data Register (MDR) vs Memory Buffer Register (MBR)

cpu cpu-registers cpu-architecture

What are the microarchitectural details behind MSBDS (Fallout)?

security x86 cpu-architecture speculative-execution cpu-mds

Reducing bus traffic for cache line invalidation

multithreading cpu-architecture cpu-cache memory-barriers memory-model

What is the granularity of "masked" stores in AVX512?

performance assembly intel cpu-architecture avx512

Android emulator ABI

android android-emulator cpu-architecture

MSI/MESI: How can we get "read miss" in shared state?

cpu-architecture cpu-cache

StoreLoad Memory Barrier

java multithreading concurrency cpu-architecture java-memory-model

Store forwarding Address vs Data: What the difference between STD and STA in the Intel Optimization guide?

performance assembly optimization intel cpu-architecture

Why wasn't MASKMOVDQU extended to 256-bit and 512-bit stores?

caching x86 intel cpu-architecture

Small branches in modern CPUs

performance x86-64 cpu-architecture avx branch-prediction

32-byte aligned routine does not fit the uops cache

performance assembly x86 intel cpu-architecture
« Newer Entries Older Entries »