Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in assembly

How does the CPU decode variable length instructions correctly?

assembly x86 decode instructions

How to force clang assembler to emit the `rex.W` prefix?

assembly x86-64

are there debugging options for ld

debugging gcc assembly gdb ld

MBR works in QEMU/BOCHS but not on real hardware

assembly x86-16 bootloader bios

Not understanding Hopper decompiler output

c assembly reverse-engineering pseudocode hopper

Difference between "mov eax, [num]" and "mov eax, num"

assembly x86 nasm 32-bit

Handling x86 IRQs from secondary PIC: EOI order important?

assembly x86 port irq

Dot product performance with SSE instructions: is DPPS worth using?

assembly x86 simd sse dot-product

Random number generator in assembly code

assembly random avr

How to break down a NASM application into modules/packages and include them?

assembly nasm

FSTENV? Can barely find any info about this instruction

assembly x86 x87

Telling GAS to use semicolons for comments in Intel syntax mode

assembly gnu-assembler att intel-syntax

Redundant DS segment override prefix inserted by nasm?

assembly x86 nasm disassembly

ARM Cortex-M7 assembly timing on simple delay loop - how to explain results?

assembly arm cpu-architecture cortex-m superscalar

Delayed Branching in MIPS

assembly architecture mips pipeline pipelining

How to understand the result of SASS analysis in CUDA/GPU

assembly cuda gpu ptx

Draw on screen using mouse in assembly (emu8086)

assembly mouse pixel emu8086

What does 'callq *(%rax)' mean?

assembly x86-64 att

GNU ARM assembler giving a seemingly irrelevant register in error message

c assembly arm gnu inline-assembly

Why the number of x86 int registers is 8?

assembly x86 x86-64 cpu-architecture cpu-registers
« Newer Entries Older Entries »