Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in assembly

ARM: Why do I need to push/pop two registers at function calls?

How is floating point conversion actually done in C++?(double to float or float to double)

What are the .w and .n suffixes added to arm assembly instructions?

assembly arm

What considerations go into predicting latency for operations on modern superscalar processors and how can I calculate them by hand?

Why are RISC-V S-B and U-J instruction types encoded in this way?

What CPU registers are to be restored at the end of an asm procedure in Delphi

Why are Intel x87 registers 80 bits wide?

How is POPCNT implemented in hardware?

assembly x86 hardware

Which versions of Windows support/require which CPU multimedia extensions? (How to check if SSE or AVX are fully usable?)

windows assembly sse avx avx512

Is there a list of deprecated x86 instructions?

Reliable information about x86 string instruction performance?

A faster but less accurate fsin for Intel asm?

Creating (and accessing) an array in MIPS

How to compile using nasm on MacOSX

assembly nasm

Effectiveness of GCC optmization on bit operations

c optimization assembly x86

Regular Expressions and Assembly

regex assembly mips

which CPUs support MOVBE instruction?

assembly x86 endianness intel

whats the purpose of x86 cr0 WP bit?

Assembly: does xadd instruction need lock?

assembly x86 atomic smp

Tool to Debug Guest OS in Virtual Box