I am building a cache simulator for a intel core i7 but have a hard time finding the detailed specifications for the L1, L2 and L3 cache (shared). I need the Cacheblock size, cache size, associativity and so on... Can anyone point me in the good direction?
Hyper-Threading technology uses 12 threads to produce more efficient performance. And with 12 MB of Smart Cache, the Core i7-970 processor ensures that you get high responsiveness from your system, even when many intensive programs are running simultaneously.
Intel Core i7 is a name that the company Intel uses for the computer processors it makes for high-end desktop and laptop computers and tablets. Intel uses this name for the fastest processors that they think will be used to build the most powerful consumer devices.
Intel's Optimization guide describes most of the required specifications per architectural generation (you didn't specify which i7 you have, there are now several generations since Nehalem and up to Haswell).
Haswell, for e.g., would have -
Note that if you're building a simulator, you'll want to have as many of these feature as possible parametrized. There are also many other considerations you'll need to take into account that are explained there (for e.g. inclusiveness, write-back/write-through protocols, cache coherency protocols, etc..)
If you love us? You can donate to us via Paypal or buy me a coffee so we can maintain and grow! Thank you!
Donate Us With