Serge

Serge has asked 4 questions and find answers to 19 problems.

Stats

About

Serge questions

how to 'push --tags' ignoring some?
cloning a repo with nested submodules does not work

Serge answers

Bus notation in verilog
How do I move dynamically allocated data from an object to another?
Internal pointer variable for structure in C?
parameter based typedef in system Verilog
git clone with filtering (filtering not recognized by server, ignoring. bitbucket remote)
why output of 2nd function call to 4 bit adder is X(don't care)?
Verilog expand each bit n times
How to define multiple modules sharing same data bus in SystemVerilog
Is default value required for a Verilog parameter declaration?
Why assignment to wire datatype variable not allowed inside always block in verilog?