You should be able to do something like this:
make CC=my_compiler
This is assuming whoever wrote the Makefile used the variable CC.
You can set the environment variables CC
and CXX
, which are used for compiling C and C++ files respectively. By default they use the values cc
and g++
If the makefile is written like most makefiles, then it uses $(CC)
when it wishes to invoke the C compiler. That's what the built-in rules do, anyway. If you specify a different value for that variable, then Make will use that instead. You can provide a new value on the command line:
make CC=/usr/bin/special-cc
You can also specify that when you run configure
:
./configure CC=/usr/bin/special-cc
The configuration script will incorporate the new CC
value into the makefile that it generates, so you don't need to manually edit it, and you can just run make
by itself thereafter (instead of giving the custom CC
value on the command line every time).
Many makefiles use 'CC' to define the compiler. If yours does, you can override that variable with
make CC='/usr/bin/gcc'
If you love us? You can donate to us via Paypal or buy me a coffee so we can maintain and grow! Thank you!
Donate Us With