Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
What will be the exact code to get count of last level cache misses on Intel Kaby Lake architecture
Dec 31, 2020
c++
caching
x86
reverse-engineering
perf
Define byte appearing in debug after a manually encoded far call
Jan 21, 2022
assembly
x86
interrupt
x86-16
dosbox
intel
Code alignment dramatically affects performance
Aug 30, 2022
c++
performance
assembly
x86
micro-optimization
Windows IDE for Intel x86 Assembler? [closed]
Nov 13, 2022
assembly
ide
x86
intel
What is there to a thread beside a stack
Oct 16, 2022
c
linux
64-bit
x86
stack
I'm writing my own JIT-interpreter. How do I execute generated instructions?
Aug 18, 2021
c
assembly
x86
Identifying faulting address on General Protection Fault (x86)
Nov 10, 2022
operating-system
x86
osdev
interrupt-handling
Is it possible for evolutionary algorithms to create machine code? [closed]
Sep 13, 2022
x86
genetic-algorithm
genetic-programming
evolutionary-algorithm
intel
mov %eax,(%esp)
Jan 23, 2019
assembly
x86
att
mov
addressing-mode
Why test port 0x64 in a bootloader before switching into protected mode?
Jul 22, 2021
assembly
x86
bootloader
osdev
real-mode
What happens with a processor when it tries to access a nonexistent physical address?
Aug 21, 2022
assembly
x86
ram
osdev
address-space
Loading non contiguous values with Intel SIMD SSE
May 28, 2021
assembly
x86
intel
sse
simd
BTB size for Haswell, Sandy Bridge, Ivy Bridge, and Skylake?
Sep 26, 2022
x86
cpu
intel
cpu-architecture
branch-prediction
What does the PCOMMIT instruction do?
May 25, 2021
memory
x86
non-volatile
AVX-512 and Branching
Apr 08, 2022
x86
fortran
vectorization
simd
avx512
Is LFENCE serializing on AMD processors?
Feb 26, 2022
x86
intel
cpu-architecture
memory-barriers
amd-processor
Problem switching to v8086 mode from 32-bit protected mode by setting EFLAGS.VM to 1
Oct 22, 2022
assembly
x86
nasm
x86-64
osdev
Question About x86 I/O Port Addresses and IN/OUT Instructions
Nov 07, 2022
assembly
io
x86
cpu-architecture
Why can't I change the value of a segment register? (MASM)
Mar 31, 2022
assembly
x86
masm
Borland x86 inlined assembler; get a label's address?
Feb 16, 2022
c++
assembly
x86
turbo-c++
« Newer Entries
Older Entries »