Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Why "DIV EDX" in MASM always generates processor exception?

exception assembly x86 division

Why is both "03 c8" and "01 c1" = add ecx, eax

assembly x86

NASM changes JNZ to JNE while assembling? Why?

assembly x86 nasm disassembly

Are Intel x86_64 processors not only pipelined architecture, but also superscalar?

x86 cpu x86-64 intel cpu-architecture

Rebooting in Protected Mode

x86 osdev

Compile an asm bootloader with external c code

gcc x86 nasm inline-assembly bootloader

Globally Invisible load instructions

x86 cpu-architecture cpu-cache memory-barriers

What is the meaning/use of the MOVZX, CDQE instructions in this code output by a C compiler?

assembly x86 64-bit x86-64

How can an underflow lead to an overflow?

c x86 floating-point underflow

Help improving a simple assembly function

assembly x86

NASM shift operators

assembly x86 bit-manipulation nasm

NASM x86 16-bit addressing modes [duplicate]

assembly x86 nasm x86-16 addressing-mode

Asm CALL instruction - how does it work?

c++ c windows assembly x86

Need guidance on understanding basic assembly

linux assembly x86 nasm

Detect the availability of SSE/SSE2 instruction set in Visual Studio

c++ visual-studio x86 sse sse2

Differences between PUSH eax and mov [esp], eax?

assembly x86

Why is there three leal instructions for this IA32 assembly code?

c assembly x86 intel

Should I truncate my ints to shorts before computing bitwise ops on them?

c performance optimization x86 bit-manipulation

NASM assembler - How to make sure the function label isn't executed one extra time?

assembly x86

Most recent processor without support of SSSE3 instructions? [closed]

x86 sse simd instruction-set
« Newer Entries Older Entries »