Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in x86
Intel JCC Erratum - should JCC really be treated separately?
Sep 06, 2025
assembly
x86
intel
cpu-architecture
micro-architecture
Fastest way to take the average of two signed integers in x86 assembly?
Sep 07, 2025
assembly
optimization
x86
average
micro-optimization
Macros in x86 assembly coding
Sep 08, 2025
assembly
macros
x86
`movaps` vs. `movups` in GCC: how does it decide?
Sep 07, 2025
c++
gcc
optimization
x86
memory-alignment
Role of linker scripts when writing x86 assembly
Sep 06, 2025
assembly
x86
linker
bootloader
linker-scripts
Cost of instruction jumps in assembly
Sep 08, 2025
performance
assembly
x86
No intrinsics for x86 BMI instructions BLSI & BLSR in Clang?
Sep 08, 2025
assembly
x86
clang
bit-manipulation
bmi
Is the fall-through side of a conditional branch more efficient? Is it a good idea to make that the error-handling side?
Sep 07, 2025
assembly
optimization
x86
micro-optimization
PHP x86 Memory Limit
Sep 06, 2025
php
memory
x86
64-bit
How do assembly instruction differentiate between register, memory address, immediate value or offset parameter?
Sep 07, 2025
assembly
parameters
x86
decoding
instruction-set
x86 instructions to set parity, overflow, & sign flags
Sep 07, 2025
assembly
x86
masm32
How to add values?
Sep 08, 2025
assembly
x86
masm
irvine32
Comparing double with literal value in C gives different results on 32 bit machines
Sep 07, 2025
c
gcc
x86
floating-point
32bit-64bit
Why are Square Brackets used in LEA?
Sep 06, 2025
assembly
syntax
x86
memory-address
addressing-mode
clflush not flushing the instruction cache
Sep 08, 2025
c++
assembly
x86
cpu-cache
How to measure the ACTUAL number of clock cycles elapsed on modern x86?
Sep 06, 2025
performance
x86
cpu
rdtsc
cpu-cycles
Why RBP instead of another register as a frame pointer?
Sep 04, 2025
pointers
assembly
x86
x86-64
stack-frame
Compiler flags of GCC/CLANG to generate "BEXTR" instruction (of IA32's BMI1)
Sep 05, 2025
gcc
x86
clang
compiler-optimization
bmi
Why each logical CPU has it's own CR3 register in case of multithreading?
Sep 04, 2025
multithreading
x86
cpu
« Newer Entries
Older Entries »