Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Getting cpu cycles using RDTSC - why does the value of RDTSC always increase?

linux assembly x86 cpu-usage rdtsc

x86, difference between BYTE and BYTE PTR

assembly x86 nasm masm

Branch target prediction in conjunction with branch prediction?

x86 cpu-architecture branch-prediction

When to do or not do INVLPG, MOV to CR3 to minimize TLB flushing

x86 paging x86-64 virtual-memory tlb

How does the GCC implementation of modulo (%) work, and why does it not use the div instruction?

gcc assembly optimization x86

What does "DS:[40207A]" mean in assembly?

assembly x86 memory-address

Why does using the same cache-line from multiple threads not cause serious slowdown?

c++ multithreading performance x86 false-sharing

What does the 'h' suffix mean?

assembly x86

Is malloc deterministic?

c linux gcc x86 malloc

What does the LEAL assembly instruction do?

c assembly x86

JNZ & CMP Assembly Instructions

assembly x86 reverse-engineering ollydbg cmp

Carry Flag, Auxiliary Flag and Overflow Flag in Assembly

assembly x86 overflow eflags

How many instructions are there on x86 today? [closed]

assembly x86 64-bit intel amd-processor

Can GCC be coerced to generate efficient constructors for memory-aligned objects?

c++ performance gcc x86

java.lang.RuntimeException: Unable to instantiate application : ClassNotFoundException (Only on X86 architecture device)

java android android-studio x86

Difference in position-independent code: x86 vs x86-64

c linux x86 x86-64 elf

How do Intel Xeon CPUs write to memory?

caching optimization x86 intel cpu-cache

How do x86 page tables work?

operating-system x86 virtual-memory computer-architecture

difference between MMX and XMM register?

assembly x86 x86-64 sse mmx

why are separate icache and dcache needed [duplicate]

caching x86 cpu-architecture cpu-cache
« Newer Entries Older Entries »