Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in verilog
Behavioral algorithms (GCD) in Verilog - possible?
Mar 07, 2026
verilog
hdl
register-transfer-level
Error: (vlog-2110) Illegal reference to net "code"
Mar 06, 2026
verilog
system-verilog
vlsi
How to assign default values to outputs in a combinational always block so latches are not inferred even if incomplete if-else statements are used
Mar 07, 2026
verilog
How to execute a for loop over multiple clock cycles?
Feb 26, 2026
verilog
Higher-order functions in VHDL or Verilog
Feb 21, 2026
functional-programming
vhdl
verilog
higher-order-functions
Best way to convert for-loops into an FPGA
Feb 20, 2026
signal-processing
verilog
fpga
Using case statement and if-else at the same time?
Feb 16, 2026
verilog
hdl
using a conditional variable which is defined later in verilog
Feb 14, 2026
conditional-statements
verilog
instantiation
mux
How to use inout and reg together in Verilog
Feb 12, 2026
verilog
Why is $display not executing when I expect it to?
Feb 12, 2026
verilog
system-verilog
verilog representation of a flops
Feb 12, 2026
verilog
Updating multiple variables in case statement
Feb 05, 2026
case
conditional-statements
verilog
case-statement
Does Verilog automatically convert Behavioral modeling into Structural modeling?
Feb 06, 2026
verilog
hdl
synthesis
Is there any special significance of parentheses when used to wrap a parameter?
Feb 03, 2026
verilog
system-verilog
Using blocking assignments to infer flip-flops in Verilog
Feb 04, 2026
verilog
system-verilog
verilog: how do I add parameters
Feb 01, 2026
verilog
xilinx
Verilog Error: output or inout port "Q" must be connected to a structural net expression
Jan 31, 2026
verilog
Modules in Verilog: output reg vs assign reg to wire output
Jan 30, 2026
verilog
hdl
How to initialize an array of integers?
Jan 29, 2026
verilog
Older Entries »
Menu