Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in verilog
I implement SIPO shift register by using verilog, but unknown error comes out
Jun 30, 2026
verilog
Cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct
Jun 30, 2026
verilog
What does #`DEL mean in Verilog?
Jun 28, 2026
verilog
understanding a binary multiplier using gate-level diagram
Jun 26, 2026
binary
verilog
fpga
multiplication
synthesis
cannot be driven by primitives or continuous assignment
Jun 23, 2026
verilog
system-verilog
How can I set a full variable constant?
Jun 20, 2026
verilog
system-verilog
Is `timescale a preprocessor instruction?
Jun 15, 2026
verilog
Mix of blocking and non-blocking assignments error
Jun 14, 2026
verilog
xilinx-ise
Verilog: how to take the absolute value
Jun 13, 2026
verilog
hdl
vlsi
Verilog apply force to module output without changing internal state
Jun 08, 2026
verilog
simulation
system-verilog
register-transfer-level
digital-design
not a valid l-value - verilog compiler error
Jun 03, 2026
verilog
hdl
digital-logic
What is the best practice to handle invalid or illegal combinations of inputs in a verilog module?
Jun 03, 2026
verilog
What does |variable mean in verilog?
Jun 03, 2026
verilog
operator-keyword
bitwise-operators
Using single ended port in logic expecting diff-pair?
May 31, 2026
verilog
Verilog, can i assign a bit value to multiple bits inside always block
May 31, 2026
verilog
Verilog binary addition
May 31, 2026
verilog
system-verilog
How do VGA control signals work in Verilog/HDL?
May 28, 2026
verilog
fpga
system-verilog
How to 'assign' a value to an output reg in Verilog?
May 23, 2026
verilog
Can events be passed by reference in Systemverilog?
May 21, 2026
verilog
system-verilog
sign extension using concatenation
May 16, 2026
concatenation
verilog
system-verilog
signed
sign-extension
Older Entries »
Menu