Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in verilog
Verilog apply force to module output without changing internal state
Jun 08, 2026
verilog
simulation
system-verilog
register-transfer-level
digital-design
not a valid l-value - verilog compiler error
Jun 03, 2026
verilog
hdl
digital-logic
What is the best practice to handle invalid or illegal combinations of inputs in a verilog module?
Jun 03, 2026
verilog
What does |variable mean in verilog?
Jun 03, 2026
verilog
operator-keyword
bitwise-operators
Using single ended port in logic expecting diff-pair?
May 31, 2026
verilog
Verilog, can i assign a bit value to multiple bits inside always block
May 31, 2026
verilog
Verilog binary addition
May 31, 2026
verilog
system-verilog
How do VGA control signals work in Verilog/HDL?
May 28, 2026
verilog
fpga
system-verilog
How to 'assign' a value to an output reg in Verilog?
May 23, 2026
verilog
Can events be passed by reference in Systemverilog?
May 21, 2026
verilog
system-verilog
sign extension using concatenation
May 16, 2026
concatenation
verilog
system-verilog
signed
sign-extension
verilog bit shift with 1
May 15, 2026
verilog
system-verilog
Concatenate arrays of bytes into one array
May 15, 2026
verilog
system-verilog
Align code in Emacs Verilog Mode?
May 12, 2026
emacs
verilog
Shift Register Vs Multiplexer [closed]
May 10, 2026
hardware
vhdl
verilog
fpga
How to define and assign Verilog 2d Arrays
May 10, 2026
arrays
verilog
Parameterized number of cycle delays in verilog?
May 08, 2026
verilog
Generate custom waveform in verilog
May 08, 2026
verilog
Using parameters with for loop in verilog for bit selection
May 07, 2026
parameters
for-loop
verilog
hdl
VHDL equivalent to Verilog "10'h234"
May 05, 2026
vhdl
verilog
Older Entries »
Menu