Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in sse

AVX equivalent for _mm_movelh_ps

c++ sse intrinsics avx

How to trigger exactly only *one* SSE-exception

c++ floating-point sse ieee-754 floating-point-exceptions

Why is _mm_set_epi16 sometimes faster than _mm_load_si128?

c++ sse intrinsics

SSE1,2,3 round() not fully follow std::round() result

c++ rounding sse intrinsics

Are arrays of simd vectors naturally inefficient?

c++ assembly x86 simd sse

Add saturate 32-bit signed ints intrinsics?

x86 sse intrinsics avx saturation-arithmetic

Fast CRC with PCLMULQDQ *NOT* reflected

assembly sse crc crc32

Mixing SSE with AVX128 for shorter instructions?

assembly x86 sse avx micro-optimization

SSE Instruction to load Bytes with Zero Extension?

c assembly x86 x86-64 sse

Unable to compile assembly code with xmmword operand-size using nasm

assembly nasm sse 128-bit

What is the fastest inverse of _mm_movemask_ps()?

sse simd

Dot product performance with SSE instructions: is DPPS worth using?

assembly x86 simd sse dot-product

Can I use SIMD intrinsics for software that runs on cloud?

x86 cloud sse simd

X86: How to set lower half of xmm0 to 0, without affecting the upper half?

assembly x86 sse simd micro-optimization

In JWASM/MASM - pshufw produces Error A2030: Instruction or register not accepted in current CPU mode

assembly x86 masm sse mmx

AVX2: U8 absolute difference

sse simd neon avx avx2

How can I do efficiently bitwise majority voting on 3, 5, 7, 9 inputs with SSE/SSE2/AVX/...?

assembly sse avx neon avx512

Convention for displaying vector registers

x86 sse simd avx

gcc (6.1.0) using 'wrong' instructions in SSE intrinsics

c gcc sse intrinsics
« Newer Entries Older Entries »