Logo Questions Linux Laravel Mysql Ubuntu Git Menu
 

New posts in intel

What is the semantics for Super Queue and Line Fill buffers?

Extract bits with SIMD

What is the kernel timer system and how is it related to the scheduler?

Understanding stack alignment enforcement

intel

Self-modifying code sees a 0xCC byte but the debugger doesn't show it?

Linux x86 NASM - Subroutine: Print a dword from EAX [duplicate]

linux assembly x86 nasm intel

How can I make my VS2008 x86 installer install x64 assemblies on x64?

How do programs support i386 and ppc at the same time?

f2py with Intel Fortran compiler

How do modern cpus handle crosspage unaligned access?

How does Linux support more than 512GB of virtual address range in x86-64?

Speedup a short to float cast?

intel

missing required architecture x86_64

Intel Inspector reports a data race in my spinlock implementation

_mm_set_epi8 - what does "set" mean?

x86 sse simd intel

GCC inline assembler, mixing register sizes (x86)

Can you enter x64 32-bit "long compatibility sub-mode" outside of kernel mode?

What exactly does _malloc do in assembly?

Why does int 3 generate a SIGSEGV in 64-bit instead of stopping the debugger?

How to write a disassembler? [closed]

x86 disassembly intel