Questions
Linux
Laravel
Mysql
Ubuntu
Git
Menu
HTML
CSS
JAVASCRIPT
SQL
PYTHON
PHP
BOOTSTRAP
JAVA
JQUERY
R
React
Kotlin
×
Linux
Laravel
Mysql
Ubuntu
Git
New posts in intel
What is the semantics for Super Queue and Line Fill buffers?
Dec 09, 2021
intel
caching
memory
architecture
x86
Extract bits with SIMD
Dec 24, 2020
intel
x86
bit-manipulation
simd
intrinsics
avx2
What is the kernel timer system and how is it related to the scheduler?
Sep 25, 2021
intel
linux-kernel
x86
scheduler
interrupt
Understanding stack alignment enforcement
Oct 26, 2022
intel
Self-modifying code sees a 0xCC byte but the debugger doesn't show it?
Mar 06, 2016
assembly
gdb
x86-64
breakpoints
self-modifying
intel
Linux x86 NASM - Subroutine: Print a dword from EAX [duplicate]
Sep 24, 2017
linux
assembly
x86
nasm
intel
How can I make my VS2008 x86 installer install x64 assemblies on x64?
May 14, 2019
visual-studio-2008
installation
windows-installer
x86
64-bit
intel
How do programs support i386 and ppc at the same time?
Nov 15, 2018
macos
architecture
powerpc
i386
intel
f2py with Intel Fortran compiler
Jul 11, 2015
python-2.7
fortran
distutils
intel-fortran
f2py
intel
How do modern cpus handle crosspage unaligned access?
Sep 24, 2022
linux
arm
x86-64
memory-alignment
mmu
intel
How does Linux support more than 512GB of virtual address range in x86-64?
Mar 27, 2016
linux
linux-kernel
x86-64
mmu
intel
Speedup a short to float cast?
Apr 11, 2021
intel
missing required architecture x86_64
Apr 04, 2016
ios
xcode7
x86-64
cpu-architecture
intel
Intel Inspector reports a data race in my spinlock implementation
May 31, 2018
c++
winapi
synchronization
spinlock
intel-inspector
intel
_mm_set_epi8 - what does "set" mean?
Jun 11, 2015
x86
sse
simd
intel
GCC inline assembler, mixing register sizes (x86)
Nov 05, 2022
assembly
gcc
x86
inline-assembly
cpu-registers
intel
Can you enter x64 32-bit "long compatibility sub-mode" outside of kernel mode?
May 29, 2015
linux
x86-64
kernel
compatibility-mode
intel
What exactly does _malloc do in assembly?
Oct 28, 2022
c
assembly
x86
reverse-engineering
intel
Why does int 3 generate a SIGSEGV in 64-bit instead of stopping the debugger?
Jan 01, 2022
debugging
assembly
signals
x86-64
intel
How to write a disassembler? [closed]
Sep 12, 2022
x86
disassembly
intel
« Newer Entries
Older Entries »