Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in cpu-architecture

how are barriers/fences and acquire, release semantics implemented microarchitecturally?

x86 x86-64 cpu-architecture memory-barriers micro-architecture

Difference between Memory Mapped I/O and Programmed I/O

computer-science cpu-architecture

Why segmentation cannot be completely disable?

x86 x86-64 cpu-architecture processor memory-segmentation

What register in i386 stores the CPL?

x86 x86-64 cpu-architecture cpu-registers i386

Does GCC support multiple target architectures?

gcc cpu-architecture

What instruction set is used by Tilera microprocessors?

compiler-construction assembly multicore cpu-architecture

floating point operations per cycle - intel

cpu intel cpu-architecture flops nehalem

Look Through vs Look aside

caching memory cpu-architecture cpu-cache

functional assembly language [closed]

assembly functional-programming cpu-architecture

BTB size for Haswell, Sandy Bridge, Ivy Bridge, and Skylake?

x86 cpu intel cpu-architecture branch-prediction

VIPT Cache: Connection between TLB & Cache?

caching cpu-architecture cpu-cache tlb mmu

Why not just predict both branches?

cpu cpu-architecture prefetch branch-prediction speculative-execution

Is LFENCE serializing on AMD processors?

x86 intel cpu-architecture memory-barriers amd-processor

Question About x86 I/O Port Addresses and IN/OUT Instructions

assembly io x86 cpu-architecture

Finding prime factors to large numbers using specially-crafted CPUs

theory cpu-architecture bignum prime-factoring digital-design

Does each core has its own private set of registers?

memory memory-management cpu-registers cpu-architecture

Assembly: why some x86 opcodes are invalid in x64?

assembly x86 x86-64 cpu-architecture opcode

What is the "EU" in x86 architecture? (calculates effective address?)

assembly x86 cpu-architecture

Why does my empty loop run twice as fast if called as a function, on Intel Skylake CPUs?

c performance assembly x86-64 cpu-architecture

What happens when different CPU cores write to the same RAM address without synchronization?

multithreading x86 cpu-architecture low-level lock-free
« Newer Entries Older Entries »