Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in assembly

How can I prevent functions from being aligned to 16 bytes boundary when compiling for X86?

assembly optimization x86 rust embedded

Why does AES in SSE not provide full function?

assembly x86 aes sse instruction-set

How can I use interrupts to trigger a divide-by-zero error exception in x86 assembly?

linux assembly

How to go From Assembler instruction to C code

c assembly instructions instruction-set

How do I translate x86 GCC-style C inline assembly to Rust inline assembly?

assembly rust

Can rip be used with another register with RIP-relative addressing?

assembly x86-64 addressing-mode

Why do we use byte addressing instead of word addressing?

assembly memory mips

Operand type mismatch when using "jmp *%esp"

c assembly stack-pointer

OpenCL online compilation: get assembly from cl::program or cl::kernel

assembly compilation opencl

Why does g++ use movabs, and with a weird constant, for a simple reduction?

c++ assembly g++ reduction accumulate

Upper bits of EBX are zeroed out when single-stepping in CodeView

assembly x86 masm x86-16 code-view

objdump produces wrong branch opcode interpretation

c assembly arm cortex-m objdump

Disambiguate labels from register names in the Intel syntax

assembly x86 symbols gnu-assembler intel-syntax

Playing sound with the PC Speaker in x86 Assembly

assembly audio x86 operating-system

UEFI boot services CreateEvent() returning status EFI_INVALID_PARAMETER

assembly x86 x86-64 nasm uefi

Intel AVX-512: how to set the EVEX.z bit

assembly x86 machine-code avx512

In ARM64 assembly code, when is register 31 XZR versus SP?

assembly cpu-registers arm64 machine-code instructions

Disassembling an old .COM file. Stuck within 48 bytes. Endian problem?

assembly dos x86-16 disassembly

Does it cost significant resources for a modern CPU to keep flags updated?

performance assembly cpu-architecture micro-optimization eflags

Can two fuseable pairs be decoded in the same clock cycle?

assembly x86 cpu intel cpu-architecture
« Newer Entries Older Entries »