Serge

Serge has asked 2 questions and find answers to 16 problems.

Stats

About

Serge questions

cloning a repo with nested submodules does not work

Serge answers

parameter based typedef in system Verilog
git clone with filtering (filtering not recognized by server, ignoring. bitbucket remote)
why output of 2nd function call to 4 bit adder is X(don't care)?
Verilog expand each bit n times
How to define multiple modules sharing same data bus in SystemVerilog
Is default value required for a Verilog parameter declaration?
Why assignment to wire datatype variable not allowed inside always block in verilog?
Passing parameters to a Verilog function
Why use functions in verilog when there is module
Type of an object changing during construction