Logo Questions Linux Laravel Mysql Ubuntu Git Menu
HTML CSS JAVASCRIPT SQL PYTHON PHP BOOTSTRAP JAVA JQUERY R React Kotlin
 

New posts in x86

Why does CR3 register contents vary, when read each time from a kernel module?

linux linux-kernel x86 linux-device-driver x86-64

Why does the VC++ compiler MOV+PUSH args instead of just PUSH them? x86

visual-c++ assembly compiler-construction x86

Linux x86 NASM - Subroutine: Print a dword from EAX [duplicate]

linux assembly x86 nasm intel

Printing hex values in x86 assembly

assembly printing x86 hex

Referencing operands/parameters in GNU assembler macros

assembly gcc x86 macros gnu-assembler

Why does the 80x87 instruction set use a "stack-based" design?

assembly x86 cpu-architecture instruction-set x87

With Hyper Threading, threads of one physical core are exchanging via what level of cache L1/L2/L3?

multithreading x86 x86-64 smt hyperthreading

#including <alsa/asoundlib.h> and <sys/time.h> results in multiple definition conflict

gcc compiler-errors x86 c99 alsa

GCC Inline Assembly 'Nd' constraint

gcc x86 kernel inline-assembly osdev

x86 memory access segmentation fault

linux assembly x86 segmentation-fault nasm

INT 10h/ah=13h doesn't print strings when part of second stage bootloader

assembly x86 nasm x86-16 bootloader

How to set gcc to use intel syntax permanently?

gcc assembly x86 inline-assembly intel-syntax

x86-64: canonical addresses and actual available range

assembly x86 x86-64 virtual-address-space address-space

PERF STAT does not count memory-loads but counts memory-stores

linux x86 intel perf

What is the function of a "data label" in an x86 assembler?

assembly x86 masm

NASM and 8-bit memory offset confusion

assembly x86 mov

Shapes in the Mandelbrot Set

assembly x86 floating-point rounding mandelbrot

Is processor can do memory and arithmetic operation at the same time?

assembly x86 cpu-architecture

Get an arbitrary float from a simd register at runtime?

x86 sse simd avx avx2

Does memory fencing blocks threads in multi-core CPUs?

multithreading x86 cpu-architecture multicore memory-barriers
« Newer Entries Older Entries »