nguthrie

nguthrie has asked 10 questions and find answers to 11 problems.

Stats

About

nguthrie questions

UVM RAL: Randomizing registers in a register model
What should '{default:'1} do in system verilog?
Best way to access the uvm_config_db from the testbench?
Is the ++ operator in System Verilog blocking or non-blocking?
What SystemVerilog features should be avoided in synthesis?
UVM: illegal combination of driver and procedural assignment warning

nguthrie answers

Constraints for arrays in system verilog
What is parasitic state machine in Johnson counter
How to implement a (pseudo) hardware random number generator
Width independent functions
Modify verilog mode indentation
How can I use foreach and fork together to do something in parallel?
Best way to access the uvm_config_db from the testbench?
How to set all the bits to be 0 in a two-dimensional array in Verilog?
Passing unpacked array type as parameter
Others => '1' statement in Verilog